

**REMARKS**

This is a full and timely response to the outstanding non-final Office action electronically delivered on April 22, 2008. The comments made by the Office have been carefully reviewed.

**Present Status of the Application**

The title of invention is objected to because the brackets at the beginning and the end of the title should be removed as instructed by the Office.

Claims 1-10 stand rejected under 35 U.S.C. Section 103(a) as being asserted unpatentable over Lee et al. (USPAP 2006/0208983 A1; hereinafter “Lee”) in view of Matsueda (USPAP 2002/0149556 A1; hereinafter “Matsueda”).

After carefully considering the remarks set forth in this Office action and the cited references, Applicant have amended the title of invention as per the Office’s instruction. Claims 1 and 7 have also been amended by respectively incorporating the features in claims 3-5 and 8-10 thereinto and with reference to FIG. 3 of the present invention, and claims 3-5 and 8-10 are correspondingly canceled. The specification is also revised to be in line with the amendments made to the claims. It is respectfully submitted that all the amendments made herein are supported by Applicant’s disclosure, and therefore no new matter is introduced.

Upon entry of the proposed amendments, Applicant respectfully guards against the prior art rejection by submitting at least the following observations, and reconsideration and allowance of the application and presently pending claims 1-2 and 6-7 are most

courteously requested.

**Claim Rejections Under 35 U.S.C. Section 103(a)**

*Claims 1-10 stand rejected under 35 U.S.C. Section 103(a) as being unpatentable over Lee in view of Matsueda.*

With respect to independent claims 1 and 7 of the present invention, the Office has conceded that the Lee reference is silent as to disclosing the feature of “a N+M bit data gamma voltage generating circuit, coupled to the N+M bit data driving circuit for receiving the N+M bit video data and providing the voltages in every step according to the values found in a gamma color correction table, wherein, M is a natural number”, while the Office has still asserted that Matsueda teaches said feature in FIGs. 1 and 5 and paragraph [0052] of Matsueda’s specification, and the Office holds that it would have been allegedly obvious to one of ordinary skill in the art at the time of the invention to modify the circuit as assertedly shown in Lee by using the N+M bit data gamma voltage generating circuit as assertedly shown in Matsueda so that the bit number for the gamma voltage generating circuit matches the bit number of the data received by the circuit for the benefit that every data value is represented by a unique voltage level. Applicant respectfully disagrees.

As depicted in Applicant’s FIG. 3, the present invention is directed to a color correcting circuit that is coupled to a video source and a display panel and comprises a video look-up circuit coupled to the video source, a N+M bit data driving circuit coupled to the video look-up circuit for receiving and outputting the N+M bit video data, and a N+M bit data gamma voltage generating circuit coupled to the N+M bit data driving

circuit for receiving the N+M bit video data and providing the voltages in every step according to the color of the N+M bit video data and the values found in a gamma color correction table, so that each of the three colors including red, green, and blue has an independent gamma correction curve to improve performance of each color.

By contrast, in paragraph [0052] of Matsueda, it reads, "the n-bit image signal 16 is converted to the (n+m)-bit image signal 17 by the sequential-g-correction ROM 15 and is input to the data driver section 2. How to create a g-correction table to be stored in the g-correction ROM will be described below. The transmission ratio of the liquid crystal display apparatus is measured, and a chart indicating the dependency of the transmission ratio on the input voltage is made with the transmission ratio being assigned to the vertical axis and the input voltage being assigned to the horizontal axis. Then, on the horizontal axis indicating the input voltage,  $2^{M+N}$  voltages which can be output from the (n+m)-bit D/A converter are plotted." Namely, according to the teaching of Matsueda, the ROM 15 is referred to as a sequential-g-correction ROM, and the D/A converter merely outputs  $2^{M+N}$  voltages. Besides, with reference to FIG. 5 of Matsueda, a plurality of grayscale level values of the driving voltages are corresponding to only a single gamma curve, while voltages are provided based on the data range of red, green, blue as indicated in the gamma correction curves (the color red has an independent gamma correction curve, the color green has an independent gamma correction curve, and the color blue has an independent gamma correction curve after the correction) according to the present invention. Thereby, the N+M bit data gamma voltage generating circuit outputs the corrected video data to the N+M bit data driving circuit.

In light of the above discussions, neither Lee nor Matsueda teaches at least the features of “wherein the N+M bit video data comprises N+M bit video data for a color red, green, or blue” and “a N+M bit data gamma voltage generating circuit, coupled to the N+M bit data driving circuit for receiving the N+M bit video data and providing the voltages in every step according to the color of the N+M bit video data and the values found in a gamma color correction table” set forth in claims 1 and 7 of the instant application. As a result, the combination of Lee in view of Matsueda fails to establish a *prima facie* case of obviousness, inasmuch as at least said features of the present invention are neither expressly taught nor inherently suggested by the prior art of record, taken alone or in combination, rendering claims 1 and 7 of the subject application non-obvious. The rejection of claims 1 and 7 should accordingly be withdrawn.

As a matter of law, the obviousness rejection of claims 2 and 6 depending upon the allowable claim 1 should be successfully controverted because these dependent claims contain all the non-obvious features incorporated in their independent claim 1.

Withdrawal of the rejections under 35 U.S.C. Section 103(a) is accordingly requested in all sincerity.


CONCLUSION

In view of the foregoing, it is believed that all pending claims are in proper condition for allowance. If the Examiner believes that a conference would be of value in expediting the prosecution of this application, he is cordially invited to telephone the undersigned counsel to arrange for such a conference.

Date :

July 21, 2008

Respectfully submitted,

  
Belinda Lee

Registration No.: 46,863

Jianq Chyun Intellectual Property Office  
7th Floor-1, No. 100  
Roosevelt Road, Section 2  
Taipei, 100  
Taiwan  
Tel: 011-886-2-2369-2800  
Fax: 011-886-2-2369-7233  
Email: belinda@jcipgroup.com.tw  
Usa@jcipgroup.com.tw